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What size of 
(binary) 
Quantum 
Computers can 
be build in 
year 2002?
• 7 bits
Is logic synthesis 
for quantum 
computers a 
practical research 
subject?
Yes, it is a useful technique for 
physicists who are mapping logic 
operations to NMR computers. 
CAD for physicists. Isaac Chuang, IBM

The molecule
Pulse Sequence
Init. mod. exp. QFT
~ 300 RF pulses     ||     ~ 750 ms duration
Results: Spectra
qubit 3 qubit 2 qubit 1
Mixture of |0〉,|2〉,|4〉,|6〉
23/2 = r = 4
gcd(74/2 ± 1, 15) = 3, 5
Mixture of |0〉,|4〉
23/4 = r = 2
gcd(112/2 ± 1, 15) = 3, 5
15 = 3 · 5
a = 11
a = 7
Problem
• We would like to assume that any two quantum 
wires can interact, but we are limited by the 
realization constraints
• Structure of atomic bonds in the molecule 
determines neighborhoods in the circuit.
• This is similar to restricted routing in FPGA layout -
link between logic and layout synthesis known from 
CMOS design now appears in  quantum.
• Below we are interested only in the so-called 
“permutation circuits” - their unitary quantum 
matrices are permutation matrices
A schematics with two binary Toffoli gates
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*
*
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This is a result of our ESOP minimizer program, but this is not realizable in NMR 
for the above molecule
A
B
C
D
Quantum wires A and C are 
not neighbors
So I modify the schematics as 
follows
A
B
C
D
A
B
C
D
*
*
*
*
But this costs me two swap gates
Costs 3 
Feynmans
Solution
• One solution to connection problem in VLSI 
has been to increase the number of values in 
wires.
• Have a “quantum wire” have more than two
eigenstates.
• Increase from superpositions of 2n to 
superpositions of 3n
• Basic gate in quantum logic is a 2*2 (2-qubit 
gate). We have to build from such gates.
Can we build multiple-valued 
Quantum Computers in year 2002?
• In principle, yes
Has one tried?
No.
Gates, yes
Qudits not qubits
• In ternary logic, the notation for the 
superposition is α|0> + β|1> + γ |2>.
• These intermediate states cannot be 
distinguished, rather a measurement will yield 
that the qudit is in one of the basis states, |0>, 
|1> or |2>.  
• The probability that a measurement of a qudit 
yields state |0> is |α|2, the probability is |β|2 for 
state |1> and |γ|2 for state γ .  The sum of 
these probabilites is one. The absolute values 
are required, since in general, α β and γ are 
The concept of Multiple-Valued 
Quantum Logic
Classical Binary 
logic
Classical Multiple-
Valued  logic
Binary Quantum 
logic
Multiple-Valued  
Quantum logic
What is known?
• Mattle 1996 - Trit |0>, |1>, |2>
• Chau 1997 - qudit, error correcting quantum codes
• Ashikhmin and Knill 1999, MV codes.
• Gottesman, Aharonov and Ben-Or  1999 - MV fault tolerant 
gates.
• Burlakov 1999 - correlated photon realization of ternary 
qubit.
• Muthukrishnan and Stroud 2000 - multi-valued universal 
quantum logic for linear ion trapped devices.
• Picton 2000 - Multi-valued reversible PLA.
• Perkowski, Al-Rabadi, Kerntopf and Portland Quantum 
Logic Group 2001 - Galois Field quantum logic synthesis
What is known?
• Al-Rabadi, 2002 - ternary EPR and Chrestenson Gate
• De Vos 2002 - Two ternary 1*1 gates and two ternary 2*2 
gates for reversible logic.
• Zilic and Radecka 2002 - Super-Fast  Fourier Transform
• Bartlett et al, 2002 - Quantum Encoding in Spin Systems
• Brassard, Braunstein and Cleve, 2002 - Teleportation
• Rungta, Munro et al Qudit Entanglement.
Ternary Galois Field (GF3) 
operations.
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(a) Addition (b) Multiplication
Reversible ternary shift 
operations.
Operator Name
Operator symbol
& equation
Gate symbol
A
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2
1
0
2
2
1
0
0
2
1
2
0
1
0
1
2
1
2
0
Buffer Single-Shift Dual-Shift Self-Shift Self-Single-Shift Self-Dual-Shift
A 1+=′ AA 2+=′′ AA 12# += AA 22^ += AA
' " #
AAAA 2=+=′′′
'" ^
Conversion of one shift form to 
another shift form using ternary shift 
gates
A
A
A′
A′
A ′′
A ′′
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A ′′′
#A
#A
^A
^AInput
Output
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Quantum realization of ternary 
shift gates.
A A A
A A
1 1
1+=′ AA
2
2+=′′ AA
2 2
1
2
1
AA 2=′′′
1
2
1
2
12# += AA
2 2
1 1
22^ += AA
(a) Single-Shift (b) Dual-Shift (c) Self-Shift
(d) Self-Single-Shift (e) Self-Dual-Shift
AC ⊕ BC ⊕AB
A
B
C
+
+
+
+*
i
A⊕B
A⊕C
g
+ h
Optimal Solution to  Ternary Miller Function
Check ternary maps
2-qubit quantum realization of Miller Gate
a)
V V
a
b
c
V+
V V
a
b
c
V+
b)
V V
a
b
c
V+
c)
These techniques can be 
also applied for 
Multiple-Valued 
Quantum Logic
Toffoli
C = ab ⊕ ac ⊕ bc
a)
V V
a
b
c
V +
b)
V V
a
b
c
V +
A = a ⊕ c
A = a ⊕ c
B = a ⊕ b
C = ab ⊕ ac ⊕ bc
B = a b ⊕ a c ⊕ bc
Design a Ternary 
Toffoli Gate from 
2-qubit quantum 
primitives
Figure 2
0
1
21-quditgate X
A
B
P
Q.
.
0
1
21-quditgate z
A
B
P
Q.
.
1-qudit
gate y
2x
0y,2z
a)
b)
First task is to 
demonstrate that a 
universal 3-qubit gate 
can be built from MV 
quantum primitives 
2-qubit controlled 
gate with controlling 
value d-1 = 2
2-qubit controlled 
gate with controlling 
values 0 and 2
Ternary controlled gates
Generalization of Stroud 
and De Vos gates
Principle of creating arbitrary reversible gates
Arbitrary 
controlled 
ternary 
function
Controlled 
input
output
inputs
constants
Repeated 
inputs
.
.
Arbitrary non-
reversible 
ternary function
A
B
P
Q
Arbitrary 
controlled 
ternary function
C R
Ternary generalized 
Toffoli
.
Repeated inputs, 
intermediate signals and 
garbages
G G-1
Controlling 
signal
H Repeated constants
Main Result - Galois Logic is practically quantum-realizable
Toffoli for Ternary
02
02
0
b
+1
a
G1
1212
+2
011
R=ab+cc +
0
1
G2
a
b
Main Result - Galois Logic is practically quantum-realizable
But is it worthy?
02
02
0
b
+1
a
G1
1212
+2
011
R=ab+cc +
0
1
G2
a
b
This structure realizes also a very 
huge family of ternary Toffoli-like 
gates
Complete ternary systems
• System 1. Post literal, min, max
• System 2. Power of variable, shifts of 
variable (two of  them for ternary – these 
are optional), Galois  ADD, Galois MUL
• System 3. Post Literals, MIN, MODSUM.
• These three are most popular, but there are 
many other.
Are they good for 
quantum?
Ternary Operator Kmaps
A
B
0
1
2
0   1    2 A
B
0
1
2
0   1    2
0        0          0
0        1          2
0        2          1
0        1          2
1        2          0
2        0          1
MODSUM which for primary 
number 3 is the same as Galois 
Addition. Observe latin square 
property, very important
Galois Multiplication. Also has 
latin square for non-zero columns 
and rows
Example : Ternary Kmaps of ternary adder
A
B
0
1
2
0   1    2 A
B
0
1
2
0   1    2
C S
0        0          0
0        0          1
0        1          1
0        1          2
1        2          0
2        0          1
This is modsum3 by inspection, 
so S = A +3 B. But you can also 
calculate is with much formula 
writing the same as I show for C
C = 1A * 2 B + 2A *1B + 2A * 2 B
Step1: write from Kmap the 
formula for mv minterms
Step 2. Algebraic Simplifications using rules of 
ternary Galois Field Algebra
C = 1A * 2 B + 2A *1B + 2A * 2 B=(2A2+2A) *(2B2+B)
+(2A2+A) *(2B2+2B) + (2A2+A) *(2B2+B)
=2(A2+A) *(2B2+B) +2*2A2B2+ 2*2A2B + 2AB2 + 2AB + 
2*2A2B2+ 2A2B + 2AB2 + AB = 2A2B + 2AB2 + 2AB
Example of 
Post literal, it 
has value 1 
for argument 
value 1 and 0 
otherwise
Here Post literals 
are next replaced by 
tautological 
polynomials in 
Galois Field
Complex 
Ternary 
Quantum 
Gates
Figure 1
.
.
.
.
GF3
To
a
b
c
b⊕c
a
c⊕a(b⊕c) = c⊕ab⊕ac = ca’⊕ab
b⊕c ⊕ ab⊕a’c = ac⊕ba’’
a
b
c
Ternary Fredkin Gate build from Ternary 
Toffoli and Ternary Feynman gates
Generalized Ternary Feynman Gate
f 1
⊕
A
B
P
Q
If f1 is 
reversible , 
gate is 
correct, what 
about non-
reversible f1, 
please check 
if the gate is 
still 
reversible 
Generalized Ternary 3*3 Toffoli Gate
A
B
P
f 2
⊕
C
Q
R
Do the same 
exercise as in 
previous slide, 
this will help 
you get intuition 
in MV logic.
Generalized Ternary n*n Toffoli Gate
A1
A n-1
f n-1
⊕
A n-1 ⊕ f n-1 (A1, …, An-1 )
An
. . . Do the same exercise as in 
previous slide, 
this will help 
you get intuition 
in MV logic.
BA
X
Y
Z
Is this a realizable quantum gate ?  -yes
A’B ⊕ Y
A’B ⊕ Z
A’B ⊕ X
Generalized Ternary 4*4 Fredkin Gate
Q
P
f 2
A
C R
B
S
0
0
1
1
D
Rewrite this 
part to 
quantum 
ternary 
notation 
with Galois 
Logic
Generalized Ternary n*n Fredkin Gate
A n-1 f ‘n-1 (A1, …., A n-1 ) 
+ A n f n-1 (A1, …., A n-1 )
A n-1 f n-1 (A1, …., A n-1 ) 
+ A n f ‘n-1 (A1, …., A n-1 )
.
f 2
0
0
1
1
A1
A n-2
n-1
A n
A n-1
. ....
Do the same 
exercise as in 
previous slide, 
this will help 
you get intuition 
in MV logic.
Generalized Ternary 4*4 Kerntopf Gate
f 2
A
C
Q
R
B
P
S
0
1
D * ⊕
Do the same 
exercise as in 
previous slide, 
this will help 
you get intuition 
in MV logic.
Ternary 
Quantum 
Circuits
Ternary GFSOP Cascade (non-optimal)
A
B
C
*
+ +
*
A
AB ⊕ C
B ⊕ A (AB ⊕ C) = B⊕ AB ⊕
AC =  A’B ⊕ AC 
P
Q
R
Notation for EACH 
gate:
Inputs: A,B,C
Outputs: P,Q,R
How to realize ternary swap gate? 
In any case, this is very costly!
All operations 
are Galois
General Ternary Cascade of Kerntopf, 
Toffoli and Fredkin Family Gates
f 2
A
C
B
0
1
* ⊕
g 2
⊕
0,1,or 2
h 2
0
0
1
1
A
B
C
ψ1
ψ20,1,or 2
Example of multi-output FPRM-like GFSOP cascade of Toffoli family gates
A
C
B
2
⊕
1
A
B
C
ψ1
ψ2
⊕
⊕
*
*
⊕
*
⊕
ψ1 = 1 ⊕ C’’ ⊕ A’BC ⊕ A’ B 
ψ2 = 2 ⊕ C’’ ⊕ A’ B 
1 2
2 1
Example of ternary multi-output GFSOP 
cascade of Toffoli family gates
A
C
B
0
⊕
1
A
B
C
ψ1
ψ2
⊕
⊕
*
*
⊕
*
⊕
ψ1 = 1 ⊕ C ⊕ ABC ⊕ A’ B 
ψ2 = 0 ⊕ C ⊕ A’ B 
1
This is notation for 
single shift
This is notation for 
dual shift
2
The general pattern of a cascade to implement 
any ternary function using ternary Toffoli gates
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2
2
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2CAA ′′′′ 22CB B ′′′ 22C BA#
BACBCAAF #2221 1 ++′′′′+=
222
2 22 CBCBF +′′′++=
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^
'"
F.
G
2b 2 d2
F=1+2a a’d2 + c d2 +2 a’’c
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a
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d
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.
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1
Simplified GFSOP array when powers are not used for 
some variables. Function of four variables
0
c
0
CB
A
0
0
0
3F
2F
1F
CB’ABAF ⊕′=1
C’B’CABAF ⊕′⊕′=2
CA ‘C
’
BBAF ′⊕′⊕′=3
(a) Realization of multi-output ESOP
Macrogeneration introduces many Feynman gates that originate 
from swaps
BACDDBCBDAACF ′′′⊕⊕′′′⊕′⊕′′⊕=
'
"
B
D
C
A
0
'
' '
'
"
F
(b) Realization of single-output GFSOP
'
"
C
A
B
0
0
0
"
" "
'
"
3F
2F
1F
CBABAF ′⊕′′′=1
CBCBABAF ′⊕′⊕′′′=2
CACBBAF ′⊕′⊕′′′=3
(a) Realization of multi-output GFSOP
MV Quantum Design Structures and Approaches
• 1. GFSOP
• 2. Multiple-Valued Reed-Muller 
• 3. Canonical Forms over Galois Logic 
(equivalents of PPRM, FPRM, GRM, etc)
• 4. Multiple-Valued Maitra Cascades and Wave 
Cascades.
• 5. Other cascades of specific type of elements
• 6. Cascades of general gates
Design Issues
• 1. Local mirroring
• 2. Variable ordering versus gate ordering
• 3. Return to zero and folding
• 4. Realization of complex multiple-valued 
reversible gates (permutation gates) using 
directly 1-qubit and 2-qubit quantum 
primitives
Figure 7
A
B
.. ..
This is a signal no
longer used, it is
converted to zero
Zero created
for input to
next block
*2
1*1 GATE THAT
MULTIPLIES BY 2
This is a signal AB
  AB + 2* AB = 0
“Return to Zero” 
and Folding
Technique of local mirror can 
improve your ternary circuits, reduce 
the number of zeros in inputs. Here is 
the explanation for ternary logic
Molecule - Driven Layout
and Logic Synthesis
A
B C
D
A
B
C
D
Allowed gate neighborhood for 
2 qubit gates
Figure 8
F =  a e (b ⊕ cd ⊕ f) ⊕ bc(ae ⊕ d) ⊕ cd ⊕ f
a
b ..
..
c
d
e
f
0
.
.
0
. .
 cd ⊕ f
b ⊕ cd ⊕ f
 a (b ⊕ cd ⊕ f) 
.
a e (b ⊕ cd ⊕ f)
.
0
Mirrors
.
.
ae ⊕ d
b(ae ⊕ d)
.
. .
.
.
F
Using Local Mirrors and 
Return-to-zero factorization
""
'
' "
'
C
A
B
0
0
BABCBAF ′+′+′′′′=1
CABACBAF ′′′+′+′′′′=2
Toffoli gates = 4
Swap gates = 3
Shift gates = 6
(c)
'
'
'
#
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"
"
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E
D
C
B
A
2
0
EDEDBAEDCBF ′+′′+′′=1 22 +′′′′+′′′′+′′′′+′′+′′= BACBEDEDBAEDCBF
Toffoli gates = 6
Swap gates = 12
Shift gates = 12
(d)
2F
1F
2F
1F
'"
#
'
'" '
"
1F
2F
222#
1 BACBAF +′=
222
2 2 BACBAF +′′′+=
Toffoli gates = 6
Swap gates = 6
Shift gates = 5
C
0
0
0
A
B
0
2
(a)
A
0
2
C
0
B
1
2
1
' '" '"
#
'"
1F
2F
3F
Toffoli gates = 8
Swap gates = 15
Shift gates = 5
BACBF ′′′+′+= 221 21 CCBABF ′′′+′′′+′+= 22 1 CBABBACBF ′′′+′+′′′+′+= 2223 222
(b)
System for mixed quantum logic NMR
GFSOP factorized
Khan gates
Ternary swap
ESOP factorized
complex gates
Binary swap
DD
lattice
Complex gate 
cascade
Ternary 
expression
Binary 
expression
planar
planar
Molecule 
description
Macro to 
Tof
Optimization 
Tof
Macro to 2-
qubit
Optimization 2-
qubit
Macro NMR
NMR 
operatorsEvolutionary 
Gate Synthesizer
Complex 
quantum gate 
library
Open Problems
1. How to select the best gates for permutation circuit synthesis.
2. Simplest practical realization of a  ternary Toffoli-like gate
3.  Best realization, in quantum circuit sense (simplicity and ease of 
realization), of other Galois gates and non-Galois standard MV operators 
such as minimum, maximum, truncated sum and others. 
4. Synthesis algorithms for MV reversible circuit families:
• GFSOP , 
• nets, 
• lattices,
• PLAs
• MV counterparts of Maitra cascades and wave cascades
• other reversible cascades
Conclusion
• Practical algorithms for MV quantum circuits. Quantum permutation 
circuits design (for NMR) is not the same as standard reversible logic.
• CAD Tools for quantum physicists: link levels of design.
• Evolutionary Approaches versus GFSOP-like approaches
• MV Quantum Simulation
• MV Quantum Circuits Verification
• Designing MV counterparts of Deutch, Shorr, Grover and other original 
MV quantum algorithms
•Generalization to MV Of efficient Garbage-less quantum gates by 
Barenco, DiVincenzo, etc.
• NMR realization of ternary logic.
• MV Quantum Computational Intelligence 
